

PSOT03LC thru PSOT36LC

ULTRA LOW CAPACITANCE TVS ARRAY

APPLICATIONS

- ✓ Ethernet 10/100 Base T
- ✔ Cellular Phones
- ✔ FireWire
- ✔ Audio/Video Inputs
- ✔ Portable Electronics

IEC COMPATIBILITY (EN61000-4)

- ✓ 61000-4-2 (ESD): Air 15kV, Contact 8kV
- ✓ 61000-4-4 (EFT): 40A 5/50ns
- ✓ 61000-4-5 (Surge): 12A, 8/20µs Level 1(Line-Gnd) & Level 2(Line-Line)


FEATURES


- ✓ ESD Protection > 40 kilovolts
- ✓ 500 Watts Peak Pulse Power per Line (tp=8/20µs)
- ✓ Low Clamping Voltage
- ✓ Available in 3V 36V
- ✓ Ultra Low Capacitance: 5pF
- ✔ RoHS Compliant

MECHANICAL CHARACTERISTICS

- ✓ Molded JEDEC SOT-23 Package
- ✓ Weight 8 milligrams (Approximate)
- ✔ Available in Lead-Free Pure-Tin Plating(Annealed)
- ✓ Solder Reflow Temperature:
 - Pure-Tin Sn, 100: 260-270°C
- ✓ Consult Factory for Leaded Device Availability
- ✓ Flammability Rating UL 94V-0
- ✓ 8mm Tape and Reel Per EIA Standard 481
- ✓ Marking: Marking Code

PIN CONFIGURATION





PSOT03LC thru PSOT36LC


DEVICE CHARACTERISTICS


MAXIMUM RATINGS @ 25°C Unless Otherwise Specified						
PARAMETER	SYMBOL	VALUE	UNITS			
Peak Pulse Power (t _p = 8/20µs) - See Figure 1	P_{pp}	500	Watts			
Operating Temperature	$T_{\!\scriptscriptstyleL}$	-55 to 150	℃			
Storage Temperature	T _{STG}	-55 to 150	°C			

ELECTRICAL CHARACTERISTICS PER LINE @ 25°C Unless Otherwise Specified							
PART NUMBER (Note 1)	DEVICE MARKING	RATED STAND-OFF VOLTAGE	MINIMUM BREAKDOWN VOLTAGE (See Note 2)	MAXIMUM CLAMPING VOLTAGE (See Fig. 2)	MAXIMUM CLAMPING VOLTAGE (See Fig. 2)	MAXIMUM LEAKAGE CURRENT	TYPICAL CAPACITANCE
		V _{wm} VOLTS	@ 1mA V _(BR) VOLTS	@ I _P = 1A V _C VOLTS	@ 8/20µs V _C @ I _{PP}	@V _{wм} ↓ μΑ	0V @ 1 MHz C pF
PSOT03LC PSOT05LC PSOT08LC PSOT12LC PSOT15LC PSOT24LC PSOT36LC	03L 05L 08L 12L 15L 24L 36L	3.3 5.0 8.0 12.0 15.0 24.0 36.0	4.0 6.0 8.5 13.3 16.7 26.7 40.0	7.0 9.8 13.4 19.0 24.0 43.0 51.0	10.9V @ 43.0A 13.5V @ 42.0A 16.9V @ 34.0A 25.9V @ 21.0A 30.0V @ 17.0A 49.0V @ 12.0A 76.8V @ 9.0A	125 20 10 1 1 1	5 5 5 5 5 5 5


Note 1: Positive potential is applied from pin 1 to 2; pin 2 is ground.


Note 2: Do not test or surge from pin 2 to 1. PIV typically greater than 100V for the rectifier diode.






GRAPHS





ESD Test Pulse: 7 kilovolt, 1/30ns (waveform)



APPLICATION NOTE

The PSOTxxLC Series are low capacitance TVS arrays designed to protect I/O or data lines from the damaging effects of ESD or EFT. This product series provides unidirectional & bidirectional protection, with a surge capability of 500 Watts Ppp per line for an 8/20µs waveform and ESD protection > 40 kilovolts.

BIDIRECTIONAL COMMON-MODE CONFIGRUATION (Figure 1)

Two PSOTxxLC devices, when used in paralell, provide protection in a common-mode configuration as depicted in Figure 1.

Circuit connectivity is as follows:


- I/O Line is connected to Device 1, Pin 1.
- I/O Line is connect to Device 2, Pin 2.
- Device 1, Pin 2 is connected to ground.
- Device 2, Pin 1 is connected to ground.
- Device 1 & 2, Pin 3 is not connected.


BIDIRECTIONAL DIFFERENTIAL-MODE CONFIGRUATION (Figure 1)

In addition, two PSOTxxLC devices, when used in paralell, provide protection in a differential-mode configuration for Ethernet applications as depicted in Figure 2.

Circuit connectivity is as follows:

- I/O Line 1 is connected to Device 1, Pin 1.
- I/O Line 1 is connect to Device 2, Pin 2.
- I/O Line 2 is connected to Device 1, Pin 1.
- I/O Line 2 is connect to Device 2. Pin 2.






GND

CIRCUIT BOARD LAYOUT RECOMMENDATIONS

Circuit board layout is critical for Electromagnetic Compatibility (EMC) protection. The following guidelines are recommended:


- The protection device should be placed near the input terminals or connectors, the device will divert the transient current immediately before it can be coupled into the nearby traces.
- The path length between the TVS device and the protected line should be minimized.
- All conductive loops including power and ground loops should be minimized.
- The transient current return path to ground should be kept as short as possible to reduce parasitic inductance.
- Ground planes should be used whenever possible. For multilayer PCBs, use ground vias.



PSOT03LC PSOT36LC

SOT-23 PACKAGE OUTLINE & DIMENSIONS

PACKAGE OUTLINE









PACKAGE DIMENSIONS

	MILLIM	ETERS	INCHES		
DIM	MIN	MAX	MIN	MAX	
Α	2.80	3.04	0.1102	0.1197	
В	1.20	1.40	0.0472	0.0551	
С	0.89	1.11	0.0350	0.0440	
D	0.37	0.50	0.0150	0.0200	
G	1.78	2.04	0.0701	0.0807	
Н	0.013	0.100	0.0005	0.0040	
J	0.085	0.177	0.0034	0.0070	
K	0.45	0.60	0.0180	0.0236	
L	0.89	1.02	0.0350	0.0401	
S	2.10	2.50	0.0830	0.0984	
V	0.45	0.60	0.0177	0.0236	



MOUNTING PAD



NOTES

- 1. Dimensioning and tolerances per ANSI Y14.5M, 1985.
- 2. Controlling Dimension: Inches
- 3. Pin 3 is the cathode (Unidirectional Only).
- 4. Dimensions are exclusive of mold flash and metal burrs.

TAPE & REEL ORDERING NOMENCLATURE

- 1. Surface mount product is taped and reeled in accordance with EIA-481.
- 2. Suffix-T7 = 7 Inch Reel 3,000 pieces per 8mm tape, i.e., PSOT05LC-T7.
- 3. Suffix-T13 = 13 Inch Reel 10,000 pieces per 8mm tape, i.e., PSOT05LC-T13.
- 4. Suffix LF = Lead-Free, Pure-Tin Plating, i.e., PSOT05LC-LF-T7.

Outline & Dimensions: Rev 1 - 11/01, 06012

COPYRIGHT © ProTek Devices 2007

SPECIFICATIONS: ProTek reserves the right to change the electrical and or mechanical characteristics described herein without notice (except JEDEC).

DESIGN CHANGES: ProTek reserves the right to discontinue product lines without notice, and that the final judgement concerning selection and specifications is the buyer's and that in furnishing engineering and technical assistance, ProTek assumes no responsibility with respect to the selection or specifications of such products.

ProTek Devices

2929 South Fair Lane, Tempe, AZ 85282 Tel: 602-431-8101 Fax: 602-431-2288 E-Mail: sales@protekdevices.com Web Site: www.protekdevices.com